A simulation study between the DQO gate firing unit (GFU) and a proposed GFU for high voltage direct current (HVDC) rectifier based on the CIGRE benchmark model in Matlab/Simulink is carried out. The proposed GFU does not use traditional phase lock loop (PLL) and offers structural simplicity, fast response and immunity to ac system voltage unbalance, harmonics, voltage sag, frequency jump and phase jump etc. Since there is no loop filter, no tuning issues are involved. Advantages of the proposed GFU are confirmed by extensive simulation results.
Introduction
High voltage direct current (HVDC) transmission systems are being increasingly used nowadays. A total of 47.6 GW of long-distance HVDC has been installed worldwide from 1962 to 2009 with 50% of this capacity constructed after the year 2000 and additional 26.5 GW of new long-distance HVDC are under construction [1] . HVDC systems are usually simulated using PSCAD/ EMTDC or EMTP. This paper simulates the HVDC rectifier based on the CIGRE benchmark model using Matlab/Simulink. References [2] [3] [4] describe simulation studies of different gate firing units (GFU) used in HVDC using EMTP.
The first use of phase lock loops (PLL) for synchronization using a voltage controlled oscillator (VCO) was proposed in [5] . This is referred as the Conventional GFU, based on a VCO and a PLL. The ac system voltage is called as commutating voltage (V com ). The main objective of this GFU is to generate a voltage signal V sync , synchronised with V com . In the conventional GFU, the error between these two signals is fed to a VCO to change the frequency and phase of V sync so that error is minimized. V sync is then used to derive equidistant firing pulses for the thyristors of the HVDC rectifier. Since, this GFU has low pass filter (LPF) in the loop to filter out the internally generated 2 nd harmonic term; it introduces a compromise between transient response and disturbance rejection. The analysis of this GFU is reported in [2] .
Another GFU, trans-vector PLL [3] , is widely used now-a-days. The main idea here, is to calculate the difference between the phase angle of V com and V sync and maintain this value to zero by means of a proportional-integral (PI) controller (Figure 1 ). This transvector PLL has several deficiencies [6] which are revised in section II.
All PLLs have stability issues because these are closed loop systems. Tuning the PI controller parameter, as in case of conventional PLL with LPF, with a high bandwidth results in a quicker response for transients like phase jumps, voltage sags and swells, etc. However, a high bandwidth is results in poor filtering of noise and harmonics and also, can produce instability. Low bandwidth PI controller is better for noise, harmonics and stability but they have a poor speed of response for transients. Additionally, there is a trade-off in selecting PI controller gains for phase and frequency jumps. Transient response to phase step is better for over-damped system. Transient response can be improved if bandwidth is increased. This leads to filtering problems. Transient response to frequency step is better for under-damped system. For under-damped system the settling time is faster as compared to the over-damped system but with higher over-shoot.
This paper presents a new open loop structure as an alternative to PLLs for synchronization and firing pulse ge eration. This alternative synchronization and firing n pulse generation scheme is based on transforming the ac system voltage into rotating reference (dq-reference) frame and generate the fundamental positive and negative sequence component. This scheme can operate under unbalanced, distorted and variable-frequency conditions of the mains voltage. The success of this scheme depends on real time frequency detection algorithm used to track the frequency of the ac system voltage.
The main features of the proposed GFU can be summarized as:
1) It is immune to mains voltage unbalance, harmonics, voltage sag, phase jump, frequency variation etc.
2) There is no stability or tuning issue involved as it is an open loop structure without any filter in the loop.
3) The transient response does not depend on the amplitude of ac system voltage.
4) The time of transient response is always fixed for fixed frequency applications. For variable frequency applications, this depends on the frequency detection algorithm, to track frequency during the transient. The faster the frequency lock, faster is the response.
5) This method offers structural simplicity which can be easily implemented both in hardware and software environments.
The model used here is a 6-pulse HVDC rectifier system similar to the one considered in [3] .
Trans-Vector PLL
The ac system voltages V a , V b and V c are first transformed to the stationary reference frame using (1):
The error signal, e, is given as:
The error signal is fed through a PI controller to generate a reference frequency for the VCO. The center frequency of the VCO is set at 50 Hz. The output of the PI controller can change the frequency output of the VCO accordingly. The output of the VCO is a signal proportional to phase angle. This signal is used to generate the Sine-Cosine waveforms which are fed back to the multipliers to generate the error signal. Under steady state, this error is reduced to zero and output V sync will be in synchronism with V com .
The closed loop transfer function from Figure 2 is:
H(s) can be rewritten the form:
where
A well designed PLL for power system applications should meet the following criteria: 1) Damping factor, ξ = 1 for optimum phase and frequency jump transient response.
2) Narrow bandwidth (low ω n ) for immunity against unbalance, harmonics and noise.
Phase margin (Pm) is a very useful parameter used to specify the control system performance of the PLL because it is related with ξ [7] : 
A PLL is stable if its Pm is positive and unstable if its Pm is negative. Pm also gives a qualitative indication of the loop damping. Since smaller damping is rarely wanted, Pm below 50˚ is usually not recommended i.e. ξ less than 0.5 is avoided. In [3] the recommended value of Pm is given as: 60˚ and ω n 40 Hz. These two selections give a good compromise between a fast response and a small synchronising error. Simulation results for trans-vector PLL under different conditions is presented next for V m = 230V rms , ξ = 0.6 and ω n = 2π (40) rad/s. K P = 1.31 and τ = 4.77 ms are calculated from (4).

The simulation results show: Line voltages V a , V b , V c (in Volts), Phase angle, θ sync (in Radians), V sync (pu) and error signal, e (in Volts). The x-axis represents time (in seconds).
Under Ideal V com
As seen from Figure 3 , the trans-vector PLL has a good performance with ξ = 0.6 and ω n = 2π (40) rad/s when V com is balanced and without any harmonics. Figure 4 shows that when V com gets corrupted with harmonics, PLL fails to obtain the correct angular position
Under Presence of Harmonics in V com

Under Presence of Voltage Unbalance V com
Similarly, when V com has unbalance, PLL again fails to obtain the correct angular position (Figure 5 ).
Under Loss of V com for Few Cycles
Two different cases are simulated for loss of V com.
Ideal V com
If there is a loss of V com , the response of PLL depends on the harmonics present in V com . Figure 6 shows that PLL falls to its "free running" mode if V com is ideal. Figure 7 shows that if there is a loss of V com when V com is corrupted due to harmonics, PLL fails to obtain correct angular position. 
Distorted V com
Under Phase
Under Frequency Jump of 1 Hz at 0.1 s
For frequency jump of 1Hz, transient response is less than 20 ms (Figure 9) . The trans-vector PLL does not have the problem of internal second harmonic generation and has fairly good transient responses but, as revised in this section, it is sensitive to disturbances. Phase and frequency jumps also affect the error signal in such a way that it introduces trade-offs. While there have been attempts to solve most of these problems in [8] [9] [10] [11] [12] [13] [14] [15] , structural and computational complexity has increased with each attempt. Usually, HVDC transmission systems use PI controllers with fixed PI gains. Such controllers work well for a small range of disturbances. However, when the ac system voltage has disturbances greater than this range, the PI controllers may not be able to provide desired response. In that case, tunable PI controllers are required.
Proposed GFU
Since higher order harmonics like 21 st , 23 rd etc. are insignificant for industrial power systems, this method is considered here only up-to the 19 th harmonic. This can be extended to higher harmonics also, if needed. In [16] , Yao proposed the concept of extracting the fundamental component with a short delay in rotating reference frame. The block diagram is shown in Figure 10 . Let, V dq (t) represent the voltages in dq-reference frame. Delaying V dq (t) by τ (¼ of the fundamental cycle), V dq (t -τ) is obtained which is same in amplitude but exactly 180° out of phase. Thus, by adding the delayed signal to the original signal cancellation of negative sequence, 5 th harmonic, 7 th harmonic etc is obtained. The amplitude is doubled which can be divided by 2 to get the original amplitude. This is a very simple and fast method by which DC components in dq-reference frame is obtained. Higher order harmonics like 11 th , 13 th etc can also be cancelled by introducing appropriate delays.
The block diagram of the proposed GFU is shown in Figure 11 . After cancelling out various distortions, the fundamental positive sequence component (V p ) and phase angle (α p ) is obtained.
Once the magnitude of V p and α p is obtained, a set of balanced three phase voltages, V sync which are in phase with the positive sequence of the V com , are calculated by adding or subtracting 2π/3 radians. Once the three set of voltages are obtained, the first firing pulse (S 1 ) is obtained at the zero crossing of phase to phase V sync . The remaining firing pulses are obtained after delaying S 1 by 60˚ [17] . The delay of 60˚ is maintained by calculating the time period from the frequency of V com . This section shows the generation V sync from V com under various corrupting sources such as voltage harmonics, unbalance, sags, phase outage, frequency jump and phase jump. The simulation results show: V com , V sync (phase to ground), V sync (phase to phase) (in Volts), Phase angle, θ sync (in Radians) and firing pulse (S 1 ) to first thyristor. The x-axis represents time (in seconds). 
Under Ideal V com
As seen from Figure 12 , the proposed GFU has a good performance when V com is ideal. V sync is precisely gener-ated using from V com .
Under Presence of Harmonics in V com
In this case, 5 th and 7 th harmonic components are added to V com . From Figure 13 , it is seen that correct phase angle is obtained for this case also. A firing pulse synchronised at the zero crossing of V sync (phase to phase) and delayed by appropriate firing angle (α) is obtained.
Under Presence of Voltage Unbalance V com
In Figure 14 , V com is unbalanced. It is seen that even under unbalance correct phase angle is obtained.
Under Loss of One Phase of V com for Few Cycles
Loss of phase A is simulated in Figure 15 from 0.1 s to 0.16 s. Clean V sync is obtained in this situation too. Correct firing pulse can be maintained despite loosing one of the phases of V com .
Under Phase Jump of 45˚ in V com at 0.1 s
A phase jump of 45˚ at 0.1 s under presence of harmonics in V com is simulated in Figure 16 . A clean V sync is obtained from the calculated fundamental positive sequence magnitude and phase angle.
Under Frequency Jump of 1 Hz at 0.1 s
A frequency step of 1Hz at 0.1s is simulated for this case. Figure 17 shows that after 1 cycle, the new V sync is synthesized.
CIGRE Benchmark Model
The HVDC rectifier model [18] based on CIGRE benchmark model is shown in Figure 18 . The steady state output voltage V dc is:
where B: number of bridges in the converter, V L-Lsec : line-line RMS ac voltage of transformer secondary, ωL c : equivalent transformer and line reactance at fundamental frequency, I dc : output direct current, α: firing angle. Only a 6-pulse system, without ac filter, is considered here. The ratings for the DC side are: The proposed GFU is designed to send the first firing pulse after 10 ms. From Figure 19 it is seen that a clean V sync is obtained after 5 ms and firing pulses are applied at the end of 10ms. For I dc of 1 kA, α = 23.3˚. It achieves full load at the end of 1 cycle.
10% Change in Current Order 4.5. 50% Voltage Sag on AC Side
In Figure 20 , it is seen that for a 10% step in current order from 900A to 990A, α changes from 40.1˚ to 25.3˚ within 20 ms. 
Voltage Unbalance on AC Side
In Figure 21 , a voltage unbalance applied from 0.4s to 0.5 s. During this time, a second harmonic component is seen in V dc and Idc but a clean V sync is still obtained. Clean V sync under voltage unbalance is not possible with the trans-vector PLL. I dc can be recovered to its rated value within 2-3 cycles. Table 1 shows the comparison between the transvector type GFU [18] and proposed GFU. The GFU is immune to mains voltage unbalance, harmonics, voltage sag, phase jump, frequency variation etc. Also, there is no stability or tuning issue involved. Further, work in extending this to a complete HVDC system is planned.
